Abstract due to its higher physical oxide thickness (nearly twice as thick Metal-Nitride-Semiconductor (MNS) FETs having channel as Si% for equal gate capacitance) since the relative lengths down to 100 nm with a novel Jet Vapor Deposited dielectric constant is estimated to be about 6.5 for JVD nitrides (JVD) SiN insulator as gate dielectric are fabricated and [2]. Fig. 3 shows the output characteristics, normalized to gate characterized for their electrical performance. By employing EOT, for 100 nm channel length conventional and JVD the charge punping technique, the interface quality of SIN and transistors. It can be seen that the JVD nitrides show identical its effect on the transistor performance are evaluated. We show drain current drive as compared to Si02 MOSFETs.
Introduction be seen, the Ni, for the JVD nitride is higher than the S i q by a Jet Vapor Deposited (JVD) SiN has been shown to exhibit factor of 2. Fig. 5 shows the normalized transconductance ( ! &I excellent electrical properties as a MOS gate dielectric [I] . as a function of Vc for a L=100 nm JVD and conventional Compared to thermal Si%, it is well h o r n that JVD nitrides MOSFET. Although the g, at low gate biases is lower for JVD show more than an order of magnitude lower leakage current in device, it crosses over the Si% MOSFET for higher Vo values. the direct tunneling regime for identical gate capacitance. Its Fig. 6 shows the saturation transconductance (&.d (at excellent resistance to boron penetration and easy integration VoT=VD=1.5V) and sub-threshold slope (S) as a function of L into conventional CMOS process make it a viable alternative to for the JVD and SioZ MOSFETs. The measured hnat is conventional Si% for scaled CMOS [2] . However, issues consistently higher for JVD MNSFETs, and the less than 5 % concerning the lower Si-SiN energy barrier and the quality of degradation in sub-threshold slope in JVD MNSFETs compared nitride-silicon interface require further study especially in the to SiOz MOSFETs, is essentially due to the slightly higher Na sub-100 nm channel length MOSFET regime. In this work we in JVD nitride as shown in Fig. 4 Device Fabrication Two sets of N-FET's were fabricated in the same device run in exactly the identical fashion except for the gate insulator. Ebeam lithography was used to define channel lengths down to 0.1 pm [3] . One set of devices were made of SiN gate dielectric deposited at room temperam using the JVD Process, folbwed by post deposition annealing at 800 "C for 25 min in nitrogen. Another set of devices were made by growing the gate oxide at 800 "C in dry oxygen, followed by an in-situ nitrogen anneal. A two-step Ti silicidation process with Ge preaniorphization was performed to control the silicide depth and to reduce series resistance [4] .
Conclusion
MNSFETS with channel lengths down to 100 mn are fabricated with ultra thin JVD S~N as gate dielectric, Compared to the conventional siOz MOSFETs, JVD MNSFETs show lower gate leakage current. competitive interface quality, transconductance. drain current drive, and improved robustness. These results clearly show that JVD nitride is an excellent Results and Discussion Fig. 1 shows the split-CV characteristics for a conventional Si% MOSFET and a JVD MNSFET. Tlie estimated equivalent oxide thicknesses P O T ) from inversion capacitance are 3.9 nm for si% and 3.1 nm for JvD nitride. Fig. 2 shows thc gatc leakage current in inversion for JVD nitrides and control oxides for various film thicknesses 121. The JVD nitrides show more than an order of magnitude lower gatc lcakage which is mildY for replacing si% in the direct m e l i n g regime. 
